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Fig. 1. (a) Schematic of the fabricated tri-gate MOSHEMTs. (b) Cross-sectional 
schematic of the tri-gate region. (c) Equivalent circuit of the tri-gate 
MOSHEMTs. (d)-(e) Top-view SEM images of the tri-gate MOSHEMTs. The 
inset shows SEM image of nanowires without dielectric and gate metal. 
 
   
Abstract—We demonstrate high-performance GaN power 
metal-oxide-semiconductor high electron mobility transistors 
(MOSHEMTs) on silicon substrate based on a nanowire tri-gate 
architecture. The common issue of partial removal of carriers by 
nanowire etching in GaN tri-gate transistors was resolved mainly 
by optimized tri-gate geometry including filling factor and trench 
width. The tri-gate reduced the OFF-state leakage current (IOFF) 
and the subthreshold slope (SS), increased the on/off ratio, and 
improved the breakdown voltage (VBR) of the device. With a 
gate-to-drain separation (LGD) of 5 µm, the tri-gate MOSHEMTs 
exhibited VBR of 792 V at IOFF of 0.3 µA/mm, along with a small 
specific on-resistance (RON,SP) of 0.91 ± 0.08 mΩ·cm2. With LGD of 
15 µm, hard VBR of 1755 V at IOFF of 45 µA/mm with high soft VBR 
of 1370 V at IOFF = 1 µA/mm was achieved, rendering excellent 
high-power figure of merits (FOMs) up to 1.25 GW/cm2. These 
results unveil the significant potential of nanostructured GaN 
transistors for future power applications. 
 
Index Terms—GaN, HEMT, tri-gate, breakdown. 
I. INTRODUCTION 
anowire tri-gate architectures have recently attracted large 
attention for GaN HEMTs. Compared with conventional 
planar gates, the tri-gate offers additional electrostatic control 
from sidewall gates, which reduces IOFF and SS [1],[2]. 
Furthermore, the larger surface area of the tri-gate enhances 
heat dissipation of the device [3],[4]. Considering the superior 
Baliga FOM of GaN, tri-gate GaN HEMTs are very promising 
for future efficient power conversion. However, an important 
drawback of this approach is the degraded on-resistance (RON) 
and drain current (ID) due to the partial removal of the 
two-dimensional electron gas (2DEG) when etching nanowires 
in the tri-gate region. Such degradation is detrimental for power 
devices, and has not been resolved up to now in the few reports 
on tri-gate GaN HEMTs [1]-[6]. More importantly, the full 
potential of tri-gates for power applications has not yet been 
understood nor demonstrated.  
In this work we present high voltage GaN tri-gate power 
MOSHEMTs on silicon presenting smaller SS of 93 ± 7 
mV/dec and IOFF of 0.28 ± 0.12 nA/mm, and a larger on/off 
ratio beyond 109, compared to planar devices. The issue of 
partial removal of the 2DEG in the tri-gate region was mainly 
resolved by optimizing the tri-gate geometry. With LGD of 5 µm, 
the tri-gate MOSHEMTs exhibited VBR of 792 V at IOFF of 0.3 
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µA/mm, with low RON,SP of 0.91 ± 0.08 mΩ·cm2. With LGD of 
15 µm, hard VBR of 1755 V at IOFF of 45 µA/mm with high soft 
VBR of 1370 V at IOFF = 1 µA/mm was achieved.    
II. DEVICE STRUCTURE 
The AlGaN/GaN epitaxy in this work consisted of 3.75 µm 
of buffer, 0.3 µm of un-doped GaN (u-GaN) channel, 23.5 nm 
of AlGaN barrier and 2 nm of u-GaN cap layers. The 
schematics, an equivalent circuit and scanning electron 
microscopy (SEM) images of the tri-gate MOSHEMTs are 
shown in Fig. 1. The device fabrication started with e-beam 
lithography to define the mesa and nanowires, which were then 
etched by Cl2-based inductively coupled plasma and followed 
by ohmic metal deposition and rapid thermal annealing. The 
height (h) of the nanowires was about 166 nm. The nanowire 
width (w) was 600 nm and period (p) was 750 nm, 
corresponding to a filling factor (FF = w/p) of ~0.8. Then 20 
nm of Al2O3 was deposited by atomic layer deposition as the 
gate dielectric. Finally the gate was formed using Ni/Au, which 
was later used as the mask for removal of the Al2O3 in 
access/ohmic regions. AlGaN/GaN MOSHEMTs with similar 
dimensions but planar gates fabricated on the same chip were 
taken as reference, for which the Al2O3 was also removed in 
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Fig. 2. (a) Transfer (at VD = 5 V) and (b) output characteristics of the 
MOSHEMTs normalized by device width of 60 µm. The LGS, LG and LGD were 
1.5, 2.5 and 10 µm, respectively, and the FF for the Tri-gate was 0.8. 
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Fig. 3. Output characteristics at VG = 5 V of tri-gate MOSHEMTs with the same 
w of 600 nm but different FFs. The insets show top-view SEM images of 
tri-gate MOSHEMTs with FF of 0.5 and 0.8. The LGS, LG and LGD were 1.5, 2.5 
and 10 µm, respectively. 
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Fig. 4. (a) OFF-state breakdown characteristics of the planar and tri-gate (FF = 
0.8) MOSHEMTs with different LGD, measured with floating substrate. (b) 
Extracted LGD-dependent RON and VBR of the MOSHEMTs. The breakdown was 
defined at IOFF ≤ 1 µA/mm. 
 
their access regions. Device characteristics such as RON, ID, IOFF 
and transconductance (gm) were normalized by device width 
(60 µm) in both planar and tri-gate devices, and their error bars 
were determined from measurements on up to 10 separate 
devices of the same kind. 
III. Results and Discussion 
As shown in Fig. 2(a), the planar (Planar) and tri-gate 
(Tri-gate) MOSHEMTs presented similar gm of 66.1 ± 2 and 
68.5 ± 3 mS/mm, respectively, and similar ID at VG = 5 V but 
different threshold voltages (Vth). The reduced Vth is mainly due 
to strain relaxation of the AlGaN/GaN nanowires [7]-[9] in 
addition to sidewall gate modulation, on which a physics-based 
model and detailed analysis will be reported elsewhere. IOFF 
was reduced from 1.4 ± 0.7 to 0.28 ± 0.12 nA/mm and SS was 
improved from 98 ± 14 to 93 ± 7 mV/dec due to the better gate 
control of the tri-gate. The Planar and Tri-gate showed similar 
maximum ID of 565 ± 24.5 and 535 ± 23.4 mA/mm at VG = 5 V 
(Fig. 2(b)), which is a small difference considering the error 
bars. Furthermore, considering the difference of 1.5 V in Vth, 
the Tri-gate actually exhibited the same ID as the Planar at the 
same gate driving voltage (VG - VTH). RON of the Planar and 
Tri-gate was 9.08 ± 0.16 and 9.01 ± 0.07 Ω·mm, respectively, 
extracted from ID-VD sweeps in linear region.  
The similar on-state performances presented by the Tri-gate 
compared to the Planar suggests that the degradation due to the 
partial removal of 2DEG by nanowire etching was resolved, 
which is mainly due to the optimized tri-gate geometry. Figure 
3 compares ID-VD characteristics of tri-gate MOSHEMTs with 
different FFs, which reveals an increase in ID and reduction in 
RON with larger FF. This is firstly attributed to the wider 
effective channel with increased FF due to the larger total 
width of unetched areas, as shown in the insets of Fig. 3. 
Secondly, the smaller width of each trench (etched area of the 
tri-gate structure) with increasing FF reduced the spreading 
resistance in the tri-gate region [10]-[12]. Furthermore, the 
small length of the tri-gate relative to the source-to-drain 
distance is also important. The estimated increase in resistance 
between the source and drain due to the etching of the tri-gate 
length of 700 nm with FF of 80% is only 1.25%, which is 
within the measurement error bars and supports the observation 
of similar on-resistances (Fig. 4) (this estimation considers only 
the degradation in resistance due to etching of the trenches, and 
neglects other effects such as spreading resistance and strain 
relaxation). In addition to the geometry, two other factors 
compensate the effect of 2DEG etching in the recessed regions: 
reduced self heating [4],[13] and additional conduction 
channels at the trenches, which functions as a MOSFET 
(accumulation mode) in parallel with the tri-gate transistor (Fig. 
1(c)) [3].  
Three-terminal breakdown voltages of the MOSHEMTs 
were measured with floating substrate (Fig. 4), where two types 
of breakdown are discussed: hard (when device breaks) and soft 
(when IOFF reaches 1 µA/mm) breakdowns. As shown in Fig. 
4(a), the hard VBR of the Tri-gate with LGD of 5, 10 and 15 µm 
were 792, 1100 and 1755 V at IOFF of 0.3, 0.3 and 45 µA/mm, 
respectively. Compared with the Planar, the tri-gate presented 
larger VBR when LGD < 10 µm, which is mainly due to the 
increased effective LGD and the integrated plate (FP) in the 
Tri-gate (Fig. 1(e)). The effective gate control (or pinch off of 
channel by VG) in the Tri-gate happens mainly within the 
nanowires. This shifts the gate edge from the drain-side edge of 
the gate metal to the drain-side edge of the nanowires, which 
increases the effective LGD by 1.3 µm. The critical field 
strength, extracted from the VBR-LGD curve of the Planar, was 
about 107 V/µm, thus the increase in effective LGD led to an 
increase of 140 V in VBR. In addition, the planar portion of the 
MOS structure close to the drain side of the gate functioned as a 
gate-connected FP due to its more negative pinch-off voltage as 
compared to the tri-gate region (Fig. 2(a)). With increasing VD, 
the heterostructure under the FP is depleted, reducing the 
electric field in the tri-gate region and leading to the enhanced 
VBR [14]-[16]. Although other factors in the Tri-gate may also 
improve the VBR due to 3-D geometry of the tri-gate, we 
consider these effects to be minor, since tri-gate transistors 
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Fig. 5. RON,SP versus VBR benchmarks of the tri-gate MOSHEMTs with 
state-of-the-art GaN E/D-mode (MOS)HEMTs on silicon by defining VBR at 
IOFF (a) ≤ 1 mA/mm and (b) ≤ 1 µA/mm. For fair comparison, literature results
with unspecified RON or IR were not included. 
without the integrated FP in the literature exhibited similar VBR 
to their counterpart planar transistors (Ref. [17] and [18]). For 
LGD ≥ 15 µm, hard VBR of all devices saturated at ~1760 V, 
indicating that VBR was limited by the buffer and silicon 
substrate, in agreement with Refs. [19]-[21].
 
Figure 4(b) shows 
the RON and soft VBR of the devices versus LGD. The Planar and 
Tri-gate exhibited similar RON, which were linearly dependent 
on LGD. For LGD ≤ 10 µm, there was no difference between soft 
and hard breakdown since IOFF was always below 1 µA/mm. 
With LGD ≥ 15 µm, the soft VBR also saturated, which was 
limited again by the buffer layers.  
The Tri-gate was benchmarked against state-of-the-art GaN 
(MOS)HEMTs on silicon using two commonly-used 
definitions of VBR (IOFF ≤ 1 mA/mm and ≤ 1 µA/mm). For 
calculation of the specific RON (RON,SP), 1.5 µm of transfer 
length for each ohmic contact was taken into account. 
Benchmark for VBR at IOFF ≤ 1 mA/mm is shown in Fig. 5(a). 
The Tri-gate with LGD of 5, 10 and 15 µm exhibited high power 
FOM of 688, 791 and 1252 MW/cm2, respectively, indicating 
their excellent performance as power transistors. However, 1 
mA/mm is a large leakage level to determine VBR for power 
devices, as devices with VBR > 1000 V would present 
prohibitively large off-state dissipated power over 1 W/mm. 1 
µA/mm is now becoming more common in the literature as it 
represents a fairer comparison of voltage blocking performance 
of power devices. Figure 5(b) presents the benchmark with VBR 
at IOFF ≤ 1 µA/mm. The VBR for all reference devices was 
re-calculated based on the reported data following the 
definition of VBR at IOFF of 1 µA/mm. The 5-µm- LGD Tri-gate 
exhibited high VBR of 792 V at small IOFF of 0.3 µA/mm, along 
with small RON,SP of 0.91 ± 0.08 mΩ·cm2, which is, to the best 
of our knowledge, the smallest RON,SP among GaN 
(MOS)HEMTs on silicon with VBR > 700 V. The 15-µm- LGD 
Tri-gate presented high VBR of 1370 V at 1 µA/mm, very close 
to the best value obtained by 7.3 µm of carbon-doped buffer 
layers [22], despite its much thinner buffer of 3.75 µm. These 
results indicate the outstanding potential of GaN tri-gate power 
MOSHEMTs.  
IV. CONCLUSTION 
In this work we demonstrated high performance GaN 
nanowire tri-gate MOSHEMTs on silicon. The tri-gate reduced 
the SS and IOFF with an enhanced on/off ratio. The issue on 
partial removal of the 2DEG by nanowire etching was 
overcome by optimized tri-gate geometries. The tri-gate also 
improved the VBR of the devices, resulting in excellent high 
power FOMs among the state-of-the-art results of GaN 
(MOS)HEMTs on silicon, demonstrating the enormous 
potential of nanostructured GaN transistors for the future power 
conversion.  
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